



# Phase noise modelling and optimisation of microwave SiGe amplifiers for sapphire oscillators applications

Sébastien Gribaldo, Rodolphe Boudot, Gilles Cibiel, Vincent Giordano,  
Olivier Llopis

## ► To cite this version:

Sébastien Gribaldo, Rodolphe Boudot, Gilles Cibiel, Vincent Giordano, Olivier Llopis. Phase noise modelling and optimisation of microwave SiGe amplifiers for sapphire oscillators applications. 19th European Frequency and Time Forum, Mar 2005, Besançon, France. pp.343-347. hal-00849363

**HAL Id: hal-00849363**

**<https://hal.science/hal-00849363>**

Submitted on 30 Jul 2013

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Phase noise modelling and optimisation of microwave SiGe amplifiers for sapphire oscillators applications

S. Gribaldo<sup>1</sup>, R. Boudot<sup>2</sup>, G. Cibiel<sup>3</sup>, V. Giordano<sup>2</sup>, O. Llopis<sup>1</sup>

<sup>1</sup> LAAS-CNRS, 7 av. du Colonel Roche, 31077 Toulouse, FRANCE

<sup>2</sup> Institut FEMTO-ST, dept. LPMO, 32 av. de l'Observatoire, Besançon, FRANCE

<sup>3</sup> CNES, 18 av. Edouard Belin, 31401 Toulouse, FRANCE

## Abstract

The nonlinear modelling of different microwave SiGe bipolar transistors has been performed. Using these models, the phase noise of an amplifier is computed, taking into account two different types of noise, the microwave additive noise floor and the up-converted 1/f noise. The simulation technique combines different approaches available in a commercial CAD software. Theoretical results are then compared to the experiment, both for a single stage amplifier and a two stage amplifier. Finally, the phase noise of an optimised sapphire oscillator is calculated.

## I. Introduction

Optimizing a low phase noise oscillator is still a very difficult task. One of the possible approaches is to focus on the phase noise of the amplifier included in the feedback loop, which is the main cause of phase noise in microwave oscillators. Inside the cavity bandwidth, the amplifier phase noise is simply converted into oscillator frequency noise, as described in Leeson's paper [1]. Thus, any improvement of the amplifier phase noise results directly in an improvement of the oscillator frequency noise. The advantages of studying amplifier phase noise instead of oscillator phase noise are numerous. Firstly, it is easier to simulate (and optimize) an open loop circuit (an amplifier) than a closed loop circuit (an oscillator). The frequency is indeed externally imposed in an open loop circuit, and this facilitates the convergence of the algorithm. Secondly, the phase noise measurement of an amplifier is possible from the linear behaviour (low input power) up to strong compression, whereas the oscillator can only be measured in compression [2]. Studying phase noise on such a large input power range leads to very interesting information on the device, and is the best way to check the validity of a modelling approach [3]. Moreover, there is no phase loop effect in an amplifier (this parameter is always difficult to control in an oscillator experiment).

This paper focus on the phase noise modelling of different commercially available microwave bipolar transistors (hereafter referenced as TB1 and TB2), all of silicon-germanium (SiGe)

type. The transistors have first been modelled using a conventional large signal model extraction technique. Then the noise sources have been added to the device model and the phase noise has been simulated using dedicated techniques and a commercial harmonic balance software. Finally, the phase noise of various amplifiers is simulated, and the interest of some two stages circuits to get simultaneously low phase noise and high gain performance is pointed out.

## II. Devices nonlinear modelling

Our models are based on the classical SPICE Gummel-Poon model [4], to which extrinsic passive elements are added in order to take into account the device fixture. The model is extracted from DC or pulsed I(V) characterization and multi-bias S parameters measurements. It is validated in linear and nonlinear regime, using respectively S parameter data and output power versus input power data at different harmonic frequencies (Figures 1 and 2). There is in both cases a good agreement between the measured and the simulated values, which allows us to go further in complexity by adding the noise parameters to the model.

## III. Transistor noise modelling

Phase noise in a transistor, or an amplifier, is the results of two different processes [5]. The first one is the conversion close to the carrier of the device low frequency (LF) noise. The second one is the addition of the high frequency (HF) noise. The two processes acts very differently on the phase noise. The LF noise conversion is a multiplicative process, which means that the noise level follows the signal level. The HF noise is additive, and has thus a minimum impact on phase noise at high signal level.

Both noise processes have to be taken into account in order to be able to accurately simulate the amplifier phase noise (and also, in a second step, the oscillator phase noise).


The HF noise addition is probably easier to model than the LF noise conversion. At low input power, it can be calculated using equation (1).

$$S_{\phi}(f) = \frac{FkT}{P_{in}} \quad (1)$$


where  $F$  is the amplifier noise figure,  $k$  the Boltzman constant,  $T$  the absolute temperature and  $P_{in}$  the amplifier input power. However, some problems arise at high input power. The device noise figure is increased because of device compression [5] (a nonlinear noise figure can be defined). Two approaches can then be used to model the amplifier additive phase noise : either the nonlinear noise figure has been measured in some way [5], and is used to calculate, with equation (1), the phase noise, or a nonlinear noise simulation is performed with a dedicated software (see next paragraph) and using the device natural HF noise sources (resistors thermal noise and junctions schottky noise).

Identifying the LF noise sources in a transistor is a more difficult task. Moreover, active device electrical models are often far from device physics, and finding the right location in the model of a given LF noise source is almost impossible. Locating the noise sources is a prerequisite to phase noise simulation because, in nonlinear operation, the classical equivalent noise source approach is not valid. As an example, a noise source which affects a nonlinear element will be converted, and another noise source which is at the transistor output can be very weakly converted [3]. Moreover, the noise source itself can be affected by the RF large signal, even if the time constants involved in the LF noise generation are very slow compared to the signal period. In other words, the noise does not depend only on the transistor DC conditions (even if these conditions include the rectification of the microwave large signal) [6]. The way to take into account these effects in an equivalent circuit model is still a disputed subject. The noise source can be associated to a nonlinear element of the equivalent circuit [3], or considered itself as nonlinear [7]. However, an equivalent model is by no means a rigorous representation of devices physics, and the only accurate solution to this problem could be in physical approaches [6] or microscopic models. But these models cannot be used directly to compute the noise in a complex system like an oscillator.

Our approach of the problem is a little different. It uses transistor extrinsic LF noise sources, but the effect of the large signal on these noise sources is taken into account : the device LF noise is measured under large signal conditions. This approach is not completely rigorous, because the LF noise measurement is rarely performed in the same conditions that are experienced by the device in oscillator or amplifier operation. However, it has already proven its efficiency [8], and it is simple enough to authorize a circuit optimisation with the device model.



**Figure 1 :** Comparison between model and measurement [S] parameters of TB1 ( $V_{ce} = 2V$  and  $I_c = 10 mA$ )




**Figure 2 :** Comparison between model and measurement TB1 output power  $P_{out}$  vs. input power  $P_{in}$  ( $V_{ce} = 2V$  and  $I_c = 10 mA$ )

Two extrinsic noise sources are generally considered in a classical (linear) bipolar transistor model: the base voltage noise source and the base-emitter current noise source. The base-emitter current noise has a physical meaning. It is related to the current flowing in the base-emitter junction, and is composed of a  $1/f$  component, proportional to this current, and a schottky noise floor. This is, in Spice models, the unique  $1/f$  noise source in the transistor. The effect of the base current noise on phase noise is very strong. Actually, in many oscillators, the  $1/f$  frequency fluctuations can be described entirely as a nonlinear conversion of this unique LF noise source. However, it is possible to minimize its effect using a bypass with a high value capacitance [9] or a low impedance bias network [8]. In this case, all the current noise flows into this bypass, and the nonlinearity control voltage is stabilized. What is remaining is the base voltage noise source, which takes into account the voltage fluctuations taking place at the base or the emitter electrodes, but also many other intrinsic fluctuations in the device (it is an equivalent noise source). It is this source that has been characterized, in our modelling approach, versus the microwave input power. The device, used in common emitter configuration and loaded onto  $50 \Omega$ , is fed by a microwave signal at 3.5 GHz and its low frequency

behaviour is analyzed through bias Tees in a conventional way (i.e. using a low noise amplifier on the collector access).

Figures 3 shows this type of measured data for a SiGe bipolar device. The equivalent input voltage noise is measured from linear (or even static) condition up to more than 10 dB compression. A sudden increase of the noise is observed when the device enters into compression. This effect has to be taken into account in the device model (if not, the simulated phase noise would be lower of 10 dB to 15 dB compared to the measured phase noise).



**Figure 3 :** LF equivalent input voltage noise spectral density ; device TB1, with input microwave power varying from 0 (quiescent device) up to +5 dBm ( $I_c = 10\text{mA}$ ,  $V_{ce} = 2\text{ V}$ )

In order to model the LF noise increase with the microwave power, two empirical functions of the microwave power  $P_{in}$  have been used :  $k_1(P_{in})$  and  $k_2(P_{in})$ . The voltage noise dependence on  $P_{in}$  is described using the following formula :

$$S_V(P_{in}) = (S_{V_{1/f}} + k_1(P_{in}) * S_{V_{floor}})^{(1+k_2(P_{in}))} \quad (2)$$


$S_{V_{1/f}}$  and  $S_{V_{floor}}$  being the spectral power densities (1/f and noise floor) measured on the quiescent device.

Fitting the noise spectra (Figure 4) leads to the following expressions for these two functions :


$$k_1 = a_1 * \left( e^{\left( \frac{P_{in}}{b_1} \right)} - \frac{1}{c_1} \right) \quad k_2 = a_2 * \left( e^{\left( \frac{P_{in}}{b_2} \right)} - \frac{1}{c_2} \right) \quad (3)$$

which are depicted in Figure 5.

Adding this "nonlinear" noise source to the transistor nonlinear electrical model allows us to simulate both amplifier and oscillator phase noise.



**Figure 4 :** LF equivalent input voltage noise spectral density ; device TB1 ; measured and modeled



**Figure 5 :**  $k_1$  and  $k_2$  vs. 3.5 GHz input power variations, ( $I_c = 10\text{mA}$ ,  $V_{ce} = 2\text{ V}$ ) □device TB1

## IV. Phase noise simulation

The above described model is implemented on a commercial software : Agilent ADS. Various approaches may be used on ADS to simulate phase noise. However, many of these tools are restricted to oscillator simulation (□pnmx□ and □pnfm□) and special techniques must be implemented to simulate an amplifier phase noise. The first one is the quasi-static perturbation technique, which consist in introducing a small static voltage (or current) shift to evaluate the effect of a LF voltage (or current) noise on the phase of the microwave signal through the amplifier (this is the equivalent of the ADS □pnfm□ technique in oscillator simulation). The second one takes advantage of the ADS □envelope simulator□ which allows to simulate the effect of a low frequency modulation on a nonlinear amplifier. The third one uses directly the nonlinear noise modules available in ADS. However, the last technique seems to be restricted to the simulation of the amplifier noise floor, i.e. the additive phase noise, and the 1/f phase noise must be simulated by one of the two other techniques.



Providing such a two step process is realized i.e. simulation of the conversion noise using a quasi-static phase perturbation (or,

equivalently, the envelope technique) and simulation of the additive noise using the ADS nonlinear noise tools or, as an alternative, the measured nonlinear noise figure and equation (1), it is possible to reach a very good agreement between measured and simulated phase noise. Figure 6a and 6b represents such a comparison, for a SiGe bipolar device maintained between two 50  $\Omega$  loads and feed by a 3.5 GHz signal.


The device residual phase noise is measured using previously described techniques [5,8,10], which minimize the effect of the source noise (and particularly, of its AM noise). The relative increase of the phase noise floor at low carrier level is typical of an additive noise (equation (1)). The  $1/f$  phase noise is almost constant at high power level, and increases at very low input power (-20 dBm). The phase noise is simulated from a device nonlinear model similar to the one described in paragraph III and using ADS and the above described two step simulation (a different technique for the additive and the multiplicative noise contributions). The simulated data fit well the measured data on the whole input power range.

With such a modelling approach, it is possible not only to predict an oscillator phase noise, but also to optimize the final result. The optimization of the amplifier is easier than the one of the oscillator, for already mentioned reasons (convergence). Moreover, some simple rules may help in designing a low phase noise oscillator with this technique. There is actually a trade-off to find between the gain requirements and the amplifier phase noise. It has been found in previous studies that matching a transistor for high gain performance results in a poor phase noise performance [9]. On the contrary, a resonator requires a sufficient decoupling to reach a high enough loaded Q factor ( $Q_L$ ). Finally, a 6 dB losses coupling ( $Q_L = Q_0/2$ ) can be considered as an optimum coupling both for additive phase noise [11] or conversion phase noise [8] contributions, in a single stage amplifier oscillator. This means that the amplifier gain should be higher than 7 dB or, more realistically to take into account the circuit losses, 9 dB. This gain performance is easy to reach at moderate frequencies (up to 5 GHz, as an example), giving many possibilities to optimize the transistor phase noise versus RF loading, but is more difficult at higher frequencies without matching the device for maximum small signal gain (which again, is far of being an optimized load versus phase noise performance). Another important case is the one of sapphire oscillators, and particularly of cryogenic oscillators. In this case, the resonator is reached through long cables, in order to prevent it from being heated. These cables induce extra losses, and the use of an amplifier featuring a small signal gain of at least 14 dB becomes mandatory.

We found that, both for 10 GHz applications and for cryogenic 5 GHz to 7 GHz applications, it was impossible to get optimized results by keeping a single stage amplifier. Therefore, a low phase noise two stages amplifier has been studied.



**Figure 6 (6 a and 6b) :** Measured (above, 6a) and simulated (below, 6b) 3.5 GHz phase noise of a bipolar transistor (TB2) at different microwave input power levels ranging from -20 dBm up to 0 dBm.




**Figure 7 :**Phase noise simulation  $\square$  measurement comparison at high power (0 dBm) ; TB2 at 3.5 GHz.

## V. Two stages low phase noise amplifier and cryogenic oscillator simulation

Different combinations of the modeled devices have been studied in order to design a two stages amplifier. If two identical stages are considered, the overall phase noise should be increased of about 3 dB, if the phase noise of each stage is not too sensitive to the input power level.


This is probably true for the  $1/f$  phase noise, as shown, as an example, in Figure 6. But this is not true for the additive noise floor, which improves relatively to the signal at high level. Finally, the phase noise of the two stages amplifier should be 3 dB higher than the one of the single stage amplifier in the  $1/f$  region, and should be imposed by its first stage in the noise floor region.



**Figure 8** : 3.5 GHz measured residual phase noise of two cascaded TB2, maintained onto 50  $\Omega$  load ( $P_{in}$  = -15 dBm, -10 dBm, -5 dBm and 0 dBm).

The measured phase noise of such an amplifier, realized with two TB2 devices, is depicted in Figure 8, for different input power levels. The measured phase noise is very close to the one of the single stage device (Figure 6), and is mainly imposed in the case of this transistor by the first stage (both  $1/f$  and additive phase noises are improved at high power).

Therefore, we have chosen this approach to design a low phase noise two stages amplifier for cryogenic applications. The gain-phase noise trade-off is analysed and optimized on each stage, using a single stub approach such as in previous one stage amplifier design [8]. The transistors are biased for low  $1/f$  noise i.e. using a low impedance bias network on the transistors bases [8]. The complete circuit is still not yet available, but the oscillator simulated results are very promising, as shown in Figure 9. This final simulation has been performed on ADS, using the oscillator phase noise dedicated tools of this software.



**Figure 9** : Simulated phase noise of an oscillator with a two stages TB1 amplifier and cryogenic sapphire resonator @ 5 GHz ( $I_c$  = 10mA,  $V_{ce}$  = 2V)

## Conclusion

A modelling technique, dedicated to microwave amplifier phase noise calculation, has been presented. This technique takes into account the two main noise contributors to phase noise in silicon bipolar transistor amplifiers: the  $1/f$  converted low frequency noise and the additive high frequency noise. CAD calculation of each noise type is presented, taking into account the nonlinear effects which change both the device low frequency noise and the device high frequency noise figure when it is pushed into compression. This model compares well to the experiment on various single stage microwave amplifiers. It is also used to optimise a two stages amplifier dedicated to cryogenic sapphire oscillator applications. Preliminary simulated results for this oscillator are given.

## References

- [1] D.B. Leeson, "A simple model of feedback oscillator noise spectrum," *Proc. Letters of IEEE*, Vol. 54, N° 2, pp. 329-330, 1966.
- [2] O. Llopis, et al, "Low level and reflection phase noise measurements," *IEE Electron. Lett.*, Vol. 37, N° 2, pp. 126-129, 2001.
- [3] O. Llopis, et al, "Nonlinear noise modelling of a PHEMT device through residual phase noise and low frequency noise measurements," *Proc. of the IEEE MTT Symposium*, pp. 831-834, May 2001
- [4] G. Massobrio, P. Antognetti,  $\square$  *Semiconductor Device Modelling with SPICE*  $\square$  McGraw-Hill Ed.
- [5] G. Cibiel, L. Escotte, O. Llopis,  $\square$  *A study of the correlation between HF noise and phase noise in low noise silicon based transistors*  $\square$  *IEEE Transactions on Microwave Theory and Tech.*, vol 52, n° 1, Janvier 2004, pp. 183-190.
- [6] F. Bonani et al.  $\square$  *Noise source modelling for cyclostationary noise analysis in large signal device operation*  $\square$  *IEEE Trans. on Electron. Dev.*, n° 9, sept 2002, pp. 1640-1647.
- [7] H.J. Siweris, B. Schiek, "A GaAs FET oscillator noise model with a periodically driven noise source", 1986 EuMC Proceedings, pp. 681-686.
- [8] G. Cibiel, et al, "Optimization of an ultra low phase noise sapphire - SiGe HBT oscillator using nonlinear CAD", *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control*, Vol. 51, No. 1, pp. 33-41, January 2004.
- [9] M. Regis, O. Llopis, J. Graffeuil, "Nonlinear modeling and design of bipolar transistors ultra low phase noise dielectric resonator oscillators" *IEEE Trans. on MTT*, Vol. 46, N° 10, pp. 1589-1593, October 1998.
- [10] G. Cibiel, et al, "AM noise impact in low level phase noise measurements," *IEEE Trans. on UFFC*, Vol. 49, N° 6, pp. 784-788, 2002.
- [11] J. K. A. Everard, "Low noise oscillators" *Proc. of the IEEE MTT-Symposium*, pp. 1077-1080, 1992.